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Neuron MOS Binary-Logic Integrated Circuits- 
Part 11: Simplifying Techniques of Circuit 
Configuration and their Practical Applications 
Tadashi Shibata, Member, IEEE, and Tadahiro Ohmi, Member, IEEE 
Abstract-In Part I1 of the paper, the fundamental circuit 
ideas developed in Part I [l] are applied to practical circuits 
and the impact of neuron MOSFET on the implementation of 
binary-logic circuits is examined. For this purpose, two tech- 
niques to simplify the circuit configurations are presented. It is 
shown that the input-stage D/A converter circuit in the basic 
configuration can be eliminated without any major problems, 
resulting in improved noise margins and speed performance. 
Then the design technique for symmetric functions is pre- 
sented, which is especially important when the number of input 
variables is increased. The vMOS logic design is characterized 
by a dramatic reduction in the number of transistors as well as 
of interconnections. It is shown that a full adder circuit, for 
instance, can be constructed by only 8 transistors, while con- 
ventional CMOS design requires 50 transistors. In the case of 
flash AID converter design, even more drastic effects are dem- 
onstrated, i.e., 16 transistors for a 3-b A/D converter as com- 
pared to 174 transistors by conventional CMOS design. How- 
ever, such decrease in transistor count comes at a cost in process 
tolerance due to the multivalued nature of the device operation. 
Test circuits were fabricated by a typical double-polysilicon 
CMOS process and the measurement results are presented. Fi- 
nally issues related to noise margins and speed performance of 
vMOS circuits are discussed. 
I. INTRODUCTION 
N PART I of this paper, we have developed funda- I mental techniques of designing binary-logic circuits 
using Neuron MOS Transistor (neuMOS or vMOS) [ 11, a 
highly functional device simulating the behavior of bio- 
logical neurons [2], [3]. The purpose of Part I1 is to ex- 
ploit practical applications of the design concept devel- 
oped in Part I and to examine the impact of vMOS circuit 
technology on logic ULSI implementation. Two ap- 
proaches to simplify the basic vMOS circuit configuration 
are discussed in the first place. Then the experimental ver- 
ification of designed circuits is presented for a full adder 
and a 3-b flash A/D converter. The noise margins and 
speed performance of vMOS circuits are also discussed. 
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11. ELIMINATION OF INPUT-STAGE D/A CONVERTER 
The basic configuration of vMOS logic circuits pre- 
sented in Part I [I]  employs a D/A converter circuit at the 
input stage which translates the combination of binary in- 
put signals into a single multivalued variable V p  that we 
call a principal variable. Then the design of a vMOS bi- 
nary-logic circuit reduces to the definition of a functional 
form of the so-called universal literal function in the ter- 
minology of multivalued logic [4]. Such interpretation of 
vMOS logic circuits is quite straightforward and easy to 
understand, and in particular, is most suited for explain- 
ing the design principles. This is the reason why we have 
retained the D/A converter throughout the explanation in 
Part I. However, we can eliminate the D/A converter 
without any major disadvantages. 
The D/A converter elimination simplifies the circuit 
configuration, thereby improving the integration density 
as well as the speed performance, while with a slight pen- 
alty of increased number of interconnects. The last issue 
is not essential and can be easily resolved by pattern lay- 
out as shown in Figs. 1 and 3. Since the only difference 
is the replacement of a single principal-variable line by 
multiple parallel input lines, there appears no complexity 
of interconnect crossing or no excess area required for 
extra interconnections. 
The D/A converter-less version of the exclusive 
OR(X0R) circuit is shown in Fig. 1 in which the config- 
uration of the pre-input-gate inverter (inverter A )  is ex- 
plicitly shown (to be compared to the circuit diagram in 
[ l ,  fig. 21). The two binary input signals XI and X2 are 
directly coupled to the floating gates of the two vMOS 
inverters via capacitors having the weight ratio of 1 : 2. 
Since the analog mixing of the X ,  and X ,  signals takes 
place at the floating gate level, the net result of applying 
XI and X ,  via two separate capacitors reduces to giving a 
single voltage signal Vp via a single capacitor of C ,  + C,. 
This Vp can be regarded as the principal variable in this 
case and is expressed as 
taking a four-level value of 0, 1/,0/3, 2 V D D / 3 ,  or VDD as 
indicated on the abscissa of Fig. 2(a). In the original FPD 
representation using a D/A converter (see [ 1,  fig. 3(a)]), 
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Fig. 1. Exclusive-OR circuit for two-input variables X, and X 2 :  the D/A 
converter-less version of the circuit shown in [ 1,  fig. 21 (Part I of the pa- 
per). 
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Fig. 2 .  (a) FPD in  reduced-zone scheme for the uMOS inverter in the neu- 
ron circuit in Fig. I (b).  The conversion relation from the original FPD 
representation to the reduced-zone scheme representation. 
however, V p  is given by 
v p  = ( t  x, + t X,)  v, + v, (2) 
which takes the value at the center of each divided section 
on the abscissa of FPD having an identical span of 
vDD/4 as shown in Fig. 2(b). Accordingly, the FPD rep- 
resentation must be slightly modified as given in Fig. 2(a) 
which represents the FPD for the vMOS inverter in the 
neuron circuit in Fig. 1. From the FPD pattern, it is known 
that the circuit works as XOR. The magnitude of coupling 
capacitances as well as the pre-input-gate inverter thresh- 
old can be determined from the FPD. 
From a practical point of view, the original FPD rep- 
resentation like the one in Fig. 2(b) is much easier to use 
in designing logic. Therefore, we recommend the follow- 
ing procedure. First, draw a FPD pattern in the original 
representation that matches the target function, and then 
convert it into the modified representation. The conver- 
sion relation is also illustrated in Fig. 2(b). If the original 
FPD representation is cut at the periphery of the diagram 
by V,,/8 on the right and left, and by y VD,/16 at the top 
and bottom, the resultant diagram is the modified FPD 
representation. The full scale of the horizontal and verti- 
cal axes of the new diagram should be read as VDD and 
yv,, (and also yCTOT), respectively. We call this new 
FPD representation for A/D converter-less circuits Re- 
duced Zone Scheme. 
111. DESIGN OF SYMMETRIC FUNCTIONS 
If the result of calculation is invariant against the ex- 
change of any input variables, the Boolean function is 
called “symmetric. ” Almost all functions bearing special 
names, such as AND, OR, NOR, NAND, XOR, XNOR, 
etc., fall into this category. The design for such symmet- 
ric functions is much easier to carry out than for asym- 
metric functions because the weight factors to multiply 
input variables need not be taken into account. This 
greatly simplifies the circuit configuration, especially for 
logic with a number of input variables. 
An example is a full adder circuit shown in Fig. 3. Quite 
interesting to note is that the circuit is composed of only 
8 transistors (4 vMOS’ and 4 regular MOS’). Since typi- 
cal CMOS design requires 50 transistors to implement a 
full adder, a dramatic reduction in the number of transis- 
tors as well as of interconnects has been acheived by 
vMOS design. In the circuit diagram, the vMOS inverter 
#2 and the ordinary inverter #3 constitute a neuron circuit 
that calculates XOR of three input signals X ,  Y ,  CO, 
namely the sum. The vMOS inverter #1 acts as a pre- 
input-gate inverter for the main vMOS inverter #2 and, at 
the same time, calculates the carry C for the upper bit. A 
photomicrograph of a test circuit fabricated by a double- 
polysilicon CMOS process is also given in the figure. 
The FPD in the reduced-zone scheme for the vMOS 
inverter #2 is shown in Fig. 4(a). Since the logic state of 
a symmetric function is determined only by the number 
of 1’s in the input variables, the principal variable in this 
case is represented by V p  = n1/0,/3, where n is the num- 
ber of 1’s in the group of X ,  Y ,  Co. In Fig. 4(a), all pos- 
sible combinations of input variables are indicated on the 
abscissa, while the target function (the desired output pat- 
tern) is given on top of the FPD. This relationship spec- 
ifies the truth table for the function to be implemented. 
Another circuit simplifying technique has been also 
employed in drawing the FPD pattern in Fig. 4(a) to re- 
duce the number of input gates. The base line surpasses 
the threshold line and contributes to activate the vMOS 
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Fig. 3 .  vMOS full adder circuit composed of only 8 transistors. 
(Target Function) 
0 1 0 1 
I 
z 
2 1  ’ I I 
t t ? 1 
(0,190) (l,O,l) 
(1,0,0) (l,l,O) 
(b) 
Fig. 4. (a) FPD in  the reduced-zone scheme for the uMOS inverter #2 in 
Fig. 3 .  (b) Measured output characteristics of 2 (sum) and C (carry) as a 
function of an analog voltage given to X ,  Y ,  C,) ,  simultaneously. 
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inverter #2 for ( X ,  Y ,  CO) = ( I ,  1, I ) .  This should be com- 
pared, for instance, to the FPD pattern for XNOR in 
[ l ,  fig. 3(b)], where the extra gate 3 is utilized to boost 
the base line. The pre-input-gate vMOS inverter (inverter 
#1) works just as a regular inverter with a threshold of 
-yVuD/2. Therefore, its output becomes low for n = 2 and 
3, yielding the carry signal at the output node C .  The 
measured output characteristics are given in Fig. 4(b). 
Here the abscissa represents the analog input voltage ap- 
plied simultaneously to all of the input terminals, which 
corresponds to the principal variable and is varied from 0 
to 5 V. The circuit exactly functions as a full adder. 
It is interesting to note that only two-stage inverters ( # I  
and #2) are sufficient to carry out the basic logic opera- 
tions of 3-input exclusive-OR which requires a very com- 
plicated circuit configuration when built using only 
switching transistors. The roles of ordinary inverters #3 
and #4 in Fig. 3 are nothing more than those of buffer 
amplifiers. The fact clearly exemplifies how the enhance- 
ment in the functional capability of an elemental transistor 
is important in simplifying the total circuit configuration. 
As another example demonstrating the dramatic effect 
of vMOS design on the simplification of binary-logic cir- 
cuit configuration, a 3-b flash A/D converter was de- 
signed and its circuit diagram is shown in Fig. 5 .  The 
circuit converts an analog input signal V, into 3-b binary 
signals A”,  A I ,  A*. Here A.  is the least significant bit and 
is calculated by the neuron circuit composed of the vMOS 
inverter #4 and the ordinary inverter # l .  The FPD for the 
vMOS inverter #4 is given in Fig. 6(a). Here the input 
signal V, is taken as a principal variable and the expected 
output pattern is “01010101 . ”  since a similar simplifi- 
cation technique as discussed in reference to Fig. 4(a) is 
employed here, the base line surpasses the threshold line 
at V, = 7VDD/8. The measurement results on a fabricated 
test circuit are shown in Fig. 6(b), which clearly demon- 
strates the 3-b A/D converter operation. 
In order to examine the impact of vMOS design, a 3-b 
flash A/D converter was designed by conventional CMOS 
circuits. The circuit has 7 comparators at the input stage 
to distinguish 8 signal levels and the rest of the circuit is 
used for logic operations to decompose the level infor- 
mation into 3-b binary signals. The total number of tran- 
sistors used in the circuit was 174. However, the number 
of transistors used in the circuit of Fig. 5 is only 16. It 
should be noted that the basic logic operations to convert 
V, into three binary signals are conducted by only five 
vMOS inverters (#4-#8), and that the ordinary inverters 
(#1-#3) are working just as buffer amplifiers. A similar 
comparison was also made for the design of a 4-b flash 
A/D converter, resulting in the number of transistors of 
28 by vMOS design versus 398 by the conventional CMOS 
design. 
A substantial portion of the total job for executing an 
entire logic operation is shared at each vMOS transistor 
level, which reduces the load for the entire circuit to carry 
out and consequently simplifies the total circuit configu- 
ration. Assigning more jobs to each elemental transistor, 
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Fig. 5. Circuit diagram of a 3-b flash A/D converter implemented by uMOS 
design. The circuit is composed of only 16 transistors. 
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Fig. 6. (a) FPD pattern for the uMOS inverter #6 in the 3-b flash AID 
converter shown in Fig. 5 .  (b) Its measured dc output characteristics. 
we believe, is a key to simplify ULSI circuits and sys- 
tems. 
IV. NOISE MARGINS OF vMOS CIRCUITS 
In the D/A converter-less version of vMOS circuits, all 
signals transferred among vMOS inverters are binary. 
Therefore, the characteristic feature of vMOS binary-logic 
circuits is best expressed as multivalued operation within 
the vMOS inverter and binary operation outside the vMOS 
inverter. Due to the multivalued nature of the device op- 
eration, vMOS circuits inherently bear the problem of re- 
duced noise margins. 
The S/N ratio of an input signal is not degraded at the 
floating-gate level because both signal and noise at an in- 
put gate are reduced by the same factor determined by the 
coupling capacitance. The problem of the noise margin 
reduces to the level of accuracy at which we can deter- 
mine the value of the floating-gate potential 4F and the 
inversion threshold voltage VhV. 
A.  Nonlinear Capacitance Effect 
As an inherent problem related to the device structure, 
the effect of nonlinear capacitors is discussed in the fol- 
lowing. Since ~p~ is determined via capacitance coupling, 
the accuracy of each capacitance value is of prime impor- 
tance. Among all Cj’s in [ l ,  eq. (l)], CO, the capacitance 
between the floating gate and the substrate, exhibits non- 
linear characteristics. CO is composed of the gate capaci- 
tances of NMOS and PMOS transistors in a vMOS in- 
verter and a parasitic field MOS capacitor. The former is 
well approximated by the gate oxide capacitance because 
we are concerned about the conditions of both transistors 
when they are on. However, the latter changes according 
to the variation in the depletion layer width underneath 
the field oxide. 
The variation in y (the floating-gate gain factor defined 
by [ l ,  eq. (3)] due to this effect was calculated assuming 
y = 0.9 with interpoly-oxide thickness to gate-oxi$e 
thickness ratio of 1.5, gate oxide thickness of 100 A ,  
field oxide thickness of 0.5 pm, substrate doping of 3 X 
10l6 ~ m - ~ ,  the area of floating gate on field oxide of 1.5 
times the area of input gate to floating gate overlapping. 
When + F  is changed from 0 to 5 V, the surface band bend- 
ing underneath the field oxide increases by 0,. 115 V and 
the depletion layer width increases by 704 A ,  resulting 
in a variation of y of about 0.19%. This induces the de- 
viation in the inverter threshold yVDD/2 of 4.28 mV. The 
value is negligibly small for the condition considered here. 
B. Floating-Gate Charge Efect 
Another important factor affecting the accuracy of in- 
version threshold Vkv is the net charge in the floating 
gate Q F .  After the fabrication processes, some charges 
are left in the floating gate, thereby causing fluctuations 
of inversion threshold from device to device. However, 
such residual charges can be canceled to zero by the UV 
(ultraviolet light) irradiation technique well known for 
EPROM erasing. Fig. 7 demonstrates the results of ex- 
periments carried out for single vMOS transistors. It is 
shown that the threshold voltages fluctuating at the initial 
stage beautifully converge to a single value equal to the 
designed value. 
C. Level Accuracy 
Deviations in important device parameters due to the 
insufficient control of fabrication processes must be min- 
imized by employing noise-free manufacturing which 
eliminates all possible factors causing fluctuations in the 
process results by ultra clean technology [5]-[7]. The ac- 
curacy at controlling these parameters determines the 
minimum voltage swing of dF to distinguish two separate 
logic states (corresponding to the magnitude of each di- 
vided section on the abscissa of FPD), thus the number 
of logic states that can be handled in a vMOS inverter. 
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capabilites of NMOS and PMOS transistors driven by the 
floating gate. The transconductance of a vMOS transistor 
as seen from input gate i is reduced according to the re- 
2 lation 
(3)  ID  ID . a 4 ~  Ci - -- = -
e 
ay d 4 F  av, cToTgm 
500 1000 1500 2000 
UV irradiation TIME (sec) 
Fig. 7 .  UV erasing characteristics of vMOS transistors. The initial threah- 
old voltages of test uMOS transistors were changed by electron injection 
to or extraction from the floating gate, and then UV irradiation experiments 
were carried out. 
Here we introduce a term “Level Accuracy” to specify 
the tightness of process control required for the fabrica- 
tion of vMOS chips. The level accuracy is defined as the 
number of divided sections on the abscissa of FPD, each 
representing an individual logic state. The circuits repre- 
sented by FPD’s in Fig. 3(a), (b) and [ l ,  fig. 41 are all 
circuits of 4-level accuracy, while inverter #4 in the 3-b 
A/D converter of Fig. 5 is that of 8-level accuracy. The 
4-b D/A converter, on the other hand, needs 16-level ac- 
curacy. In general, n-bit processing per single vMOS in- 
verter gate requires 2”-level accuracy (or 2”-1 level ac- 
curacy in the case of the reduced zone scheme-see Fig. 
2(a)), thus the tightness of process control becomes in- 
creasingly stringent as the number of input signals in- 
creases. 
In the case of symmetric functions discussed in Section 
111, however, n-bit parallel processing per single vMOS 
inverter gate can be performed by only (n + 1)-level ac- 
curacy (n-level accuracy for reduced zone scheme), pre- 
senting a very powerful technique of designing circuits of 
higher functional capabilities. The full adder design is one 
of the examples, in which 3-input exclusive-OR is imple- 
mented by only 3-level accuracy (reduced-zone scheme 
design). A circuit accepting eight parallel bits at a single 
gate and calculating the sum and carries by two stages of 
vMOS inverters can be composed by 8-level accuracy, 
which is easily realizable by the present level of process- 
ing and manufacturing technologies. If the circuit is de- 
signed for nonsymmetric inputs ( i .  e . ,  all 8 inputs are 
weighted), 256-level accuracy is required, which is by no 
means practical. 
V.  SPEED PERFORMANCE 
The time required for the linear-weighted sum calcu- 
lation of multiple input signals conducted by charge shar- 
ing among a number of capacitors is the order of dielectric 
relaxation time in the gate electrode material and is neg- 
ligibly small. The input capacitance of each input gate is 
nearly equal to or smaller than its coupling capacitance, 
being comparable to that of a conventional MOSFET. 
This is because the sum of all other coupling capacitances 
is connected to the input-gate capacitance not in parallel 
but in series. Then the major factor that determines the 
switching speed of a vMOS inverter is the current driving 
thus reducing the switching speed. 
In order to make speed performance comparisons be- 
tween vMOS and conventional CMOS circuits, SPICE 
simulations were carried out for nine-stage ring oscilla- 
tors constructed by cascading three full adder circuits. In 
the case of vMOS circuit, the full adder of Fig. 3 was 
employed and X and Z terminals were used as an input 
and output by setting CO = V,, and Y = 0 as the worst 
case. The signal path in the full adder contains two vMOS 
inverters #1 and #2 and a CMOS inverter #3, making a 
total of nine stages of inverters in the ring oscillator. In 
the case of conventional CMOS, a full adder circuit was 
constructed based on NAND logic, and similar connec- 
tions were made. 
Parameters assumed for both cases were as follows: 
gate oxide thickness 30 nm; channel length L = 1 pm for 
all transistors; channel width W = 1 pm for NMOS, and 
W = 3 pm for PMOS in inverter configurations; OR@- 
ratio) = 1. In CMOS multiple-input NAND circuits, W 
(accordingly 0) of NMOS was multiplied by the number 
of inputs in each case. In vMOS circuit, the coupling ca- 
pacitances of each input gate were made all equal to the 
sum of NMOS and PMOS gate capacitance (4.6 fF). Only 
the W s  of NMOS and PMOS in vMOS inverter #1 were 
tripled taking fan-out into account because it must drive 
both Z (sum) and C (carry) cricuits. Parasitic effects such 
as interconnect capacitance and resistance, source/drain 
capacitance, etc., were not included. Under these condi- 
tions, the oscillation period of the nine-stage ring oscil- 
lator I- was calculated for three threshold setting condi- 
tions, namely, I VTHl = 0.5, 1, and 1.5 V for both N- and 
PMOS’s. For vMOS, I- = 2.25, 2.70, and 3.74 ns when 
I VTHl = 0.5, 1, and 1.5 V ,  respectively. For CMOS, on 
the other hand, I- = 2.03, 2.46, and 3.12 ns when IVTHI 
= 0.5, 1, and 1.5 V ,  respectively. The value of C,/CTO, 
in (3) for vMOS inverter in this example is 1/6, namely 
the g, is decreased by a factor 6 as compared to CMOS 
circuits. However, the CMOS is faster than vMOS by no 
more than only 10-20%. This is due to the larger load 
capacitances for CMOS arising from multiple-input 
NAND gate and more parallel gates to drive. The effec- 
tive g, reduction in vMOS in case of the minimum logic 
swing, however, can be a dominant speed-limiting factor 
and further studies on improving the speed performance 
of vMOS circuits are critically required. 
The comparisons of power dissipation were carried out 
for the ring oscillators mentioned above between vMOS 
and CMOS designs. The ratio of the average power of a 
vMOS ring to that of a conventional CMOS ring was 2.39, 
1.71, and 0.915 for lVTH) = 0.5, 1 ,  and 1.5 V,  respec- 
tively. 
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VI. CONCLUSIONS 
The fundamental design principles developed in Part I 
of the paper for neuron MOS binary-logic circuits have 
been applied to practical circuits and their impact on bi- 
nary logic circuit implementation has been examined. Two 
techniques to simplify the circuit configurations have been 
introduced. One is the elimination of the input-stage D/A 
converter.and the other is the design technique for sym- 
metric functions. The latter is particularly important to 
build circuits receiving a number of input variables while 
assuring larger noise margins than circuits designed for 
nonsymmetric functions. It is demonstrated that the tran- 
sistor count as well as interconnections can be dramati- 
cally reduced by vMOS designs as compared to conven- 
tional CMOS design counterparts. The designs have been 
experimentally verified by fabricating test circuits using a 
typical double-polysilicon CMOS process. From these 
observations, we conclude that the enhancement in the 
functional capability of an elemental transistor more than 
that of a mere switching device is very effective in reduc- 
ing the complexity of the total circuit. This is one of the 
most promising ways to realize ultra large scale integra- 
tion of logic circuits. vMOS is one of the candidates in 
the direction of this approach. Finally it has been pointed 
out that vMOS circuits inherently bear the issues of re- 
duced noise margins due to the multivalued nature of de- 
vice operation and reduced transconductance resulting 
from the drive of a floating gate by multiple input gates 
through capacitance coupling. Research for resolving 
these issues is now in progress and the results will be pre- 
sented in future articles. 
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